

10/551225

JC12 Rec'd PCT/PTC 28 SEP 2005

**AMENDMENT**

(Amendment According to the Provision of Article 11 of the Law)

To: Mr. SHIBANUMA Masaki, Patent Office Examiner

**1. Identification of International Application**

PCT/JP2004/004383

**2. Applicant**

Name: TOKYO ELECTRON LIMITED  
Address: 3-6, Akasaka 5-chome, Minato-ku,  
Tokyo 107-8481 JAPAN  
Nationality: Japan  
Domicile: Japan

**3. Agent**

Name: TAKAYAMA Hiroshi, Patent Attorney  
(9994)  
Address: 6th Floor, Shin-Yokohama IC Building,  
18-9, Shin-Yokohama 3-chome,  
Kohoku-ku, Yokohama-shi, Kanagawa  
222-0033 JAPAN

**4. Parts to be Amended**

Claims

**5. Contents of Amendment**

Please delete Claim 1 - 28 of page 27 - 37 and add Claim  
29 - 32, and delete page 28 - 36.

**6. List of Attached Documents**

(1) Claim page 27, 37, 37/1, 37/2 and 37/3

Note: Page numbers above are those of Japanese text. Attached  
are the English relevant pages.

10/551225

JC12 Rec'd PCT/FTC 28 SEP 2005

<sup>1</sup>  
(Relevant to page 27 of Japanese text)

CLAIMS

1. (Cancelled)
2. (Cancelled)
3. (Cancelled)
4. (Cancelled)

5

27. (Canceled)

28. (Canceled)

29. (Added) A substrate processing system which sequentially performs a plurality of processes on a 5 plurality of substrates according to predetermined process procedures, comprising:

a plurality of modules into and out of which a substrate is transferred;

10 a substrate transfer mechanism which transfers said substrate between said modules; and

15 a control section which controls said substrate transfer mechanism in such a way as to perform a substrate process of a first lot including a plurality of substrates to be transferred in a first transfer flow with respect to said plurality of modules, and subsequently perform a substrate process of a second lot including a plurality of substrates to be transferred in a second transfer flow different from said first transfer flow with respect to said plurality of modules,

20 said control section including:

25 a transfer control table in which a transfer schedule representing a relationship between a transfer timing of the substrate and said modules into and out of which that substrate is transferred is stored in each of the substrate process of said first lot and the substrate process of said second lot, and which comprises a two-dimensional table including a time axis along which transfer timings at which

3  
(Relevant to page 37 and 37/1 of Japanese text)

a transfer operation of said substrate is performed in a predetermined cycle is set, and a transfer flow axis along which said modules into and out of which said substrate is transferred are laid out; and

5           a controller including a function of generating said transfer schedule of a plurality of substrates in a unit of a lot on said transfer control table by setting identification information of each of said substrates which is transferred into and out from said modules with respect  
10          to a cell to be specified by designating a specific one of said transfer timings and a specific one of said modules in said two-dimensional table, a function of moving all of said cells included in said transfer schedule of the substrate process of said second lot ahead in a direction of said time  
15          axis within a range over which contours of figures constituted by said cells included in said transfer schedules of the respective substrate processes of said first lot and second lot set on said transfer control table do not interfere with each other, and a function of  
20          controlling said substrate transfer mechanism based on said transfer schedule read from said transfer control table at every said transfer timing.

30. (Added) A substrate processing system which sequentially performs a plurality of processes originating  
25          from resist coating and development after resist exposure on a plurality of semiconductor substrates according to predetermined process procedures, comprising:

4  
(Relevant to page 37/1 and 37/2 of Japanese text)

a plurality of process modules which perform resist coating, and development after resist exposure on the semiconductor substrate, and a hydrophobic process, a heating process, a cooling process, and a holding process on the semiconductor substrate;

5 a substrate transfer mechanism which transfers the semiconductor substrate between said plurality of modules; and

10 a control section which controls said substrate transfer mechanism in such a way as to perform a substrate process of a first lot including a plurality of substrates to be transferred in a first transfer flow with respect to said plurality of modules, and subsequently perform a substrate process of a second lot including a plurality of substrates to be transferred in a second transfer flow

15 different from said first transfer flow with respect to said plurality of modules,

16 said control section including:

17 a transfer control table in which a transfer schedule 20 representing a relationship between a transfer timing of the semiconductor substrate and said modules into and out of which that semiconductor substrate is transferred is stored in each of the substrate process of said first lot and the substrate process of said second lot, and which comprises a 25 two-dimensional table including a time axis along which transfer timings at which a transfer operation of said substrate is performed in a predetermined cycle is set, and

5  
(Relevant to page 37/1 and 37/2 of Japanese text)

a transfer flow axis along which said modules into and out  
of which said substrate is transferred are laid out; and

a controller including a function of generating said  
transfer schedule of a plurality of semiconductor substrates  
5 in a unit of a lot on said transfer control table by setting  
identification information of each of said semiconductor  
substrates which is transferred into and out from said  
modules with respect to a cell to be specified by  
designating a specific one of said transfer timings and a  
10 specific one of said modules in said two-dimensional table,  
a function of moving all of said cells included in said  
transfer schedule of the substrate process of said second  
lot ahead in a direction of said time axis within a range  
over which contours of figures constituted by said cells  
15 included in said transfer schedules of the respective  
substrate processes of said first lot and second lot set on  
said transfer control table do not interfere with each other,  
and a function of controlling said substrate transfer  
mechanism based on said transfer schedule read from said  
20 transfer control table at every said transfer timing.

31. (Added) The substrate processing system according  
to claim 29 or 30, wherein said controller further comprises  
a function which, when said transfer schedules of said first  
and second lots are set in said transfer control table in  
25 such a way that transfer recipes comprised of a combination  
of said modules and a transfer order of the substrate  
between said modules become equal to each other, sets said

6  
(Relevant to page 37/1 and 37/2 of Japanese text)

transfer schedule ahead for each of said modules in said transfer recipe.

32. (Added) The substrate processing system according to claim 29 or 30, wherein said control means further

5 comprises a function which, when said transfer schedule of said first and second lots is set in said transfer control table in such a way that transfer recipes comprised of a combination of said modules and a transfer order of the substrate between said modules become equal to each other,

10 intentionally delays a start timing of said transfer schedule of said second lot from an optimal start timing in such a way that a transfer in/out time to a specific one of said modules becomes equal for all the substrates of said succeeding lot.